



HiSpMV: Hybrid Row Distribution and Vector Buffering for Imbalanced SpMV Acceleration on FPGAs

Manoj B. Rajashekar, Xingyu Tian, **Zhenman Fang HiAccel Lab, Simon Fraser University, Canada** <u>https://www.sfu.ca/~zhenman</u>

Sparse-Matrix Vector Multiplication (SpMV)

- Equation of SpMV operation: $\vec{y} = \alpha . A \times \vec{x} + \beta . \vec{y}$
- Fundamental kernel in many scientific and engineering applications



Adjacency Matrix

	0	1	2	3	4
0	0	1	1	0	0
1	0	0	1	0	1
2	0	0	0	1	0
3	0	0	0	0	1
4	0	0	0	0	0

Graph Analytics



Circuit Simulation



Sparse Neural Network

2

SpMV Example

- Equation of SpMV operation: $\vec{y} = \alpha . A \times \vec{x} + \beta . \vec{y}$
- In SpMV, only non-zero elements are used in the computation



Challenges to Accelerate SpMV and Prior Solutions

#1 Random memory access



Challenges to Accelerate SpMV and Prior Solutions

#1 Random memory access

On-chip buffers for dense vectors



Challenges to Accelerate SpMV and Prior Solutions

#1 Random memory access

On-chip buffers for dense vectors

#2 High bandwidth requirement

 Multiple HBM channels to stream encoded sparse matrix 64 Bit

Row ID Col ID Value

One element of sparse matrix in COO format

SFU

Cyclic row-wise distribution

Challenges to Accelerate SpMV and Prior Solutions

#1 Random memory access

On-chip buffers for dense vectors

#2 High bandwidth requirement

Multiple HBM channels to stream encoded sparse matrix



8

SFU

But this is still

NOT PERFECT!!

Challenges to Accelerate SpMV and Prior Solutions

#1 Random memory access

On-chip buffers for dense vectors

#2 High bandwidth requirement

Multiple HBM channels to stream encoded sparse matrix



Remaining Challenge #1: Imbalanced Row Distribution

Imbalanced workload distribution





Our Solution for Imbalanced Row Distribution



Make the hardware operate in 2 modes to achieve balance

- i. Inter-Row: Individual PEs work on different rows as usual
- ii. Intra-Row: All the PEs work on the same row for dense rows















i. Inter-Row Mode: Simple Forwardingii. Intra-Row Mode: Reduce and Route





Scaling up for larger design, e.g., 8 PEs

Modular and flexible



Remaining Challenge #2: FP Accumulation Dependency

SFU

In FPGAs without hardened floating point accumulators, the accumulation takes multiple clock cycles



Our Solution Part 1: Reduce Dependency Distance

Remove buffer access latency



Local data forwarding reduces the Dependency Distance (DD); but still cannot achieve II = 1



Our Solution Part 2: Pre-Accumulation Adder Chain

Pre-accumulation adder chain

- Store and accumulate DD 1 results
- Achieve II = 1



New Performance Bottleneck

Dense vectors loading and storing

	🗖 Loa	d x	🗖 Ini	t y	🗆 Cor	npute	y_Ax		Store y	23
0%	10%	20%	30%	40%	50%	60%	70%	80%	90%	100%
					20.8					
					33.7					
					21.2					
					44.4					
					24.8					
					30.0					
					48.9					
					19.5					
					39.9					
					49.6		·····			
					85.5					
					77.3					
					91.1				_	
					<u>26.9</u>					
					93.7					
					96.2					
					81.9					
					96.4					

Our Solution: Hybrid Buffer



Old Design

New Design

Hybrid Buffer: Sequential Mode

Sequential Mode

Load to both buffers



Hybrid Buffer: Sequential Mode

Sequential Mode

- Load to both buffers
- Consume from both buffers

Sequential mode time is Load time + Compute time

$$t_s = t_L + t_C$$



Hybrid Buffer: Ping-Pong Mode

Ping-Pong Mode

Load to buffer 0 and consume from buffer 1



Hybrid Buffer: Ping-Pong Mode

Ping-Pong Mode

- Load to buffer 0 and consume from buffer 1
- Load to buffer 1 and Consume from buffer 0



Compute time will vary

 $t_{\mathcal{C}} \leq t_{\mathcal{C}}' \leq 2t_{\mathcal{C}}$

Ping-Pong mode time is the maximum between Load time and Compute time

 $t_P = \max(t_L, t_c')$

Hybrid Buffer Implementation and Selection

SFU

Implemented using PASTA buffer channels [FCCM 2023]

Condition for Ping-Pong mode:

- $t_S > t_P \Rightarrow t_L + t_C > \max(t_L, t'_C)$
- When $\max(t_L, t'_C) = t'_C; t_L + t_C > t'_C$
- Worst case compute time $t'_C = 2t_C$
- When $t_L > t_C$, Ping-Pong mode will be dynamically picked

HiSpMV Overall Architecture: Put It Together



- N channels to stream sparse matrix A
- M channels for dense vector y
 - 1 channel for dense vector x, with chain broadcast
- Both M and N are scalable

HiSpMV Code Generator



Choose to build w/ or w/o Adder Chains and Hybrid Buffer

- Get estimated runtimes for DSE
- Generate HiSpMV design with custom values for M and N

Open source: <u>https://github.com/SFU-HiAccel/HiSpMV</u>

Experimental Setup 1

FPGA Designs (Alveo U280)

- HiSpMV-16 (This Work)
 - 128 PEs (All Optimizations)
- HiSpMV-20 (This Work)
 - 160 PEs (No Adder Chains)
- Serpens-16 [DAC 2022]
 - 128 PEs
- Serpens-24 [DAC 2022]
 - 192 PEs



Process Technology	16 nm
HBM Bandwidth	460 GB/S

Performance Comparison: Imbalanced Matrices



Performance Comparison: Imbalanced Matrices



Performance Comparison: Imbalanced Matrices



Performance Comparison: Balanced Matrices



Performance Comparison: Balanced Matrices



Experimental Setup 2

Name GPU 1		FPGA 1		
Image				
Device	NVIDIA GTX 1080Ti	AMD Alveo U280		
Kernel	NVIDIA CuSparse	HiSpMV-16		
Memory Bandwidth	484 GB/s	460 GB/s		
Process Technology	16 nm	16 nm		

Experimental Setup 2

				SFU	
Name	GPU 1	FPGA 1	GPU 2	FPGA 2 (est)	
Image					
Device	NVIDIA GTX 1080Ti	AMD Alveo U280	NVIDIA A100	AMD Versal VH1782	
Kernel	NVIDIA CuSparse	HiSpMV-16	NVIDIA CuSparse	HiSpMV-56	
Memory Bandwidth	484 GB/s	460 GB/s	1,555 GB/s	819 GB/s	
Process Technology	16 nm	16 nm	7 nm	7 nm	

Performance Comparison



Energy Efficiency Comparison



41

Conclusion

Key contributions in HiSpMV

- Hybrid row distribution for imbalanced workload
- Adder chains and register forwarding for FP accumulation dependency
- Hybrid buffering for dense vector access bottleneck
- Code generator for customizable Hardware

Experimental results on Alveo U280 FPGA

- 15.3x geomean speedup over Serpens (SOTA) for imbalanced matrices
- 1.93x geomean better performance per watt over 1080ti GPU

Open source: <u>https://github.com/SFU-HiAccel/HiSpMV</u>

Thank You!





CANADA FOUNDATION FONDATION CANADIENNE

FOR INNOVATION

FONDATION CANADIENNE POUR L'INNOVATION







Mitacs

Paderborn Center for Parallel Computing

HiAccel group website: http://www.sfu.ca/~zhenman/group.html