Simulation results
Tested separate components and complete design
Simulations lasted up to 300 µsec (almost 100 cells)
Maximum achievable clock rate 16.6 MHz
Maximum line rate 132.8 Mbps
Design tested for correct scheduling and overflow condition
Previous slide
Next slide
Back to first slide
View graphic version