Conclusions

• Designed the main switch components:

  • input ports
  • scheduler: fair (round robin)
  • switching fabric

• VHDL implementation

• Simulations using Altera MAX+PLUS II tools

• Successful design validation via simulations

Previous slide

Next slide

Back to first slide

View graphic version